|Dimensions||6900μm x 6200μm|
In this project a series of fast asynchronous dividers based on the dynamic Svennson and Huang Flip-Flop have been realized. A programmable frequency divider has been implemented with the help of additional logic. Other blocks include a programmable ring oscillator. This technique allowed speeds of up to 500MHz on chip.