The IIS Chip Gallery
Idefix (2022)
Additional pictures below, click to see larger versions
by
| Application | Communication |
| Technology | 22 |
| Manufacturer | GF |
| Type | Research Project |
| Package | QFN32 |
| Dimensions | 1000μm x 1000μm |
| Gates | 1 |
| Voltage | 0.8 V |
| Clock | 1Hz MHz |
Idefix is a 22FDX test chip for future massive MIMO usage. It features two pairs of 8b-ADCs that target a conversion speed of 1 GSample/s for a power consumption of 1.3mW per ADC. An asynchronous-SAR structure has been used to avoid the need of providing external clock of higher frequency that the conversion speed.
This chip is the first silicon implementation of a block of the analog part from future massive MU-MIMO mixed signal chip. The latter will combine complete analog front-ends to fully-digital beamforming processing capabilities.
Idefix, the name of this ASIC, is the small dog of Obelix in the famous Asterix franchise. Just as the dog in the comic, the implemented ADCs are hoped to be as fast as tiny!