The IIS Chip Gallery
Kerberos (2015)
Additional pictures below, click to see larger versions
by
| Application | Communication |
| Technology | 65 |
| Manufacturer | UMC |
| Type | Semester Thesis |
| Package | QFN40 |
| Dimensions | 1252μm x 1252μm |
| Gates | 500 kGE |
| Voltage | 1.2 V |
| Power | 140 mW @ 1.2 V, 325 MHz |
| Clock | 325 MHz |
Kerberos is an ASIC Implementation of a LTE Advanced Turbo Decoder. It is a proof-of-concept chip for a high throughput decoder, combining the shuffled-decoding approach, developed at IIS, with conventional sub-block parallelisation. Using 2+2 Radix-4 BCJR slices it is able to reach a typical throughput of 459 Mbps, at an energy efficiency of 0.154 nJ/bit/iteration, in backend simulation.i
In Greek mythology Kerberos is a multi-headed dog, guarding the entrance to the underworld. He is part of an entire family of multi-headed monsters, including the fearsome Hydra. Traditionally it has three heads, in this logo only two heads are visible. This corresponds to the number of parallel units (two) in this design.