The IIS Chip Gallery
Dogeram (2021)
Additional pictures below, click to see larger versions
by
| Application | Pulp |
| Technology | 65 |
| Manufacturer | TSMC |
| Type | Research |
| Package | QFN56 |
| Dimensions | 2000μm x 1000μm |
| Gates | 700 kGE |
| Voltage | 1.2 V |
| Power | 4 kW @1 MHz mW |
| Clock | 200 MHz |
DogeRAM is a chip to test a new Reduced Pin Count (RPC) Dram interface. This is connected over an AXI cross bar to a minimal Snitch based PULP system. At 200MHz (at worst case conditions), the chip should achieve up to 751.5 MB/s throughput over the RPC DRAM interface.
The name captures a bit the Zeitgeist and is a play on the meme culture.