The IIS Chip Gallery

Eclipse (2022)

Additional pictures below, click to see larger versions



by

Jiayong Li, Fabio Cappelini, Enci Zhang, Luca Bertaccini, Gianna Paulin, Tim Fischer

Main Details

Application	Pulp
Technology	65
Manufacturer	TSMC
Type	Research
Package	QFN56
Dimensions	2000μm x 2000μm
Gates	2 MGE
Voltage	1.2 V
Power	30 mW
Clock	250 MHz

Description

Eclipse is a PULPissimo system with where CV32E40P offloads floating-point instruction to the FPU using the core-v-xif-v0.1.0 instead of the APU interface. The FPU is enhanced with MiniFloat-NN capabilities including the two 8-bit and two 16-bit floating-point format and expanding operations sum-dot-product unit, as well as stochastic rounding, and mixed-precision input formats and the T-head DivSqrt unit.

Related Publication

• Luca Bertaccini, Gianna Paulin, Tim Fischer, Stefan Mach, Luca Benini, "MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V Cores", 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH), Lyon, France, 2022, pp. 1-8, DOI: 10.1109/ARITH54963.2022.00010