Jens Muttersbach
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Designer for following chips
Publications related to the chips in the gallery
- Jens Muttersbach, Thomas Villiger, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, "Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems", IN proc. Twelfth Annual IEEE International ASIC/SOC Conference, Sep 1999, page: 317-321, DOI: 10.1109/ASIC.1999.806526
- Jens Muttersbach, Thomas Villiger, Wolfgang Fichtner, "Practical design of globally-asynchronous locally-synchronous systems", Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 2000, page(s): 52 - 59, DOI: 10.1109/ASYNC.2000.836791