Lukas Cavigelli
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Links
Designer for following chips
Publications related to the chips in the gallery
- Michael Schaffner, Lukas Cavigelli, Pascal Alexander Hager, Pierre Greisen, Frank K. Gurkaynak, Hubert Kaeslin, "A real-time 720p feature extraction core based on Semantic Kernels Binarized", IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC 2013), pp 27-32, DOI: 10.1109/VLSI-SoC.2013.6673240
- Lukas Cavigelli, David Gschwend, Christoph Mayer, Samuel Willi, Beat Muheim, Luca Benini, "Origami: A Convolutional Network Accelerator", IN Proc. of the 25th edition on Great Lakes Symposium on VLSI (GLSVLSI'15) pp 199-204, 2015, DOI: 10.1145/2742060.2743766
- Francesco Conti, Lukas Cavigelli, Gianna Paulin, Igor Susmelj, Luca Benini, "Chipmunk: A Systolically Scalable 0.9 mm2, 3.08 Gop/s/mW @ 1.2 mW Accelerator for Near-Sensor Recurrent Neural Network Inference", In IEEE Custom Integrated Circuits Conference (CICC), 2018, DOI: 10.1109/CICC.2018.8357068
- Gianna Paulin, Francesco Conti, Lukas Cavigelli, Luca Benini, "Vau Da Muntanialas: Energy-Efficient Multi-Die Scalable Acceleration of RNN Inference", in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 69, no. 1, pp. 244-257, Jan. 2022, DOI: 10.1109/TCSI.2021.3099716
- Andrawes Al Bahou, Geethan Karunaratne, Renzo Andri, Lukas Cavigelli, Luca Benini, "XNORBIN: A 95 TOp/s/W hardware accelerator for binary convolutional neural networks", In Proc. 2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), April 2018, Yokohama, Japan, DOI: 10.1109/CoolChips.2018.8373076