Lianbo Wu
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Links
Designer for following chips
Publications related to the chips in the gallery
- Benjamin Sporrer, Lianbo Wu, Luca Bettini, Christian Vogt, Jonas Reber, Josip Marjanovic, Thomas Burger, David O. Brunner, Gerhard Troester, Klaas P. Pruessmann, Qiuting Huang, "A sub-1dB NF dual-channel on-coil CMOS receiver for Magnetic Resonance Imaging", Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) 2017, pp 454-455, DOI: 10.1109/ISSCC.2017.7870457
- Lianbo Wu, Thomas Burger, Philipp Schoenle, Qiuting Huang, "A Power-Efficient Fractional-N DPLL With Phase Error Quantized in Fully Differential-Voltage Domain", IEEE Journal of Solid-State Circuits, vol. 56, no. 4, pp. 1254-1264, April 2021, DOI: 10.1109/JSSC.2020.3047431
- Lianbo Wu, Thomas Burger, Philipp Schoenle, Qiuting Huang, "A 3.3-GHz 101fsrms-Jitter, -250.3dB FOM Fractional-N DPLL with Phase Error Detection Accomplished in Fully Differential Voltage Domain", Proceedings of the 2020 IEEE Symposium on VLSI Circuits, Honolulu, HI, USA, 2020, pp. 1-2, DOI: 10.1109/VLSICircuits18222.2020.9162777