Nils Wistoff
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Designer for following chips
Publications related to the chips in the gallery
- Gianna Paulin, Paul Scheffler, Thomas Benz, Matheus Cavalcante, Tim Fischer, Manuel Eggimann, Yichao Zhang, Nils Wistoff, Luca Bertaccini, Luca Colagrande, Gianmarco Ottavi, Frank K. Gurkaynak, Davide Rossi, Luca Benini, "Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-Based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET", In Proc. IEEE Symposium on VLSI Technology and Circuits 2024, Honolulu, HI, USA, 2024, pp. 1-2,, DOI: 10.1109/VLSITechnologyandCir46783.2024.10631529
- Luca Valente, Alessandro Nadalini, Asif Veeran, Mattia Sinigaglia, Bruno Sa, Nils Wistoff, Yvan Tortorella, Simone Benatti, Rafail Psiakis, Ari Kulmala Baker Mohammad, Sandro Pinto, Daniele Palossi, Luca Benini, Davide Rossi, "A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation", IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 71, no. 5, pp. 2266-2279, May 2024, DOI: 10.1109/TCSI.2024.3359044
- Angelo Garofalo, Alessandro Ottaviano, Matteo Perotti, Thomas Benz, Yvan Tortorella, Robert Balas, Michael Rogenmoser, Chi Zhang, Luca Bertaccini, Nils Wistoff, Maicol Ciani, Cyril Koenig, Mattia Sinigaglia, Luca Valente, Paul Scheffler, Manuel Eggimann, Matheus Cavalcante, Francesco Restuccia, Alessandro Bionda, Francesco Conti, Frank K. Gurkaynak, Davide Rossi, Luca Benini, "A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications", IEEE Transactions on Circuits and Systems II: Express Briefs, arXiv: 2502.18953, DOI: 10.1109/TCSII.2025.3591225