Manuel Eggimann
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Designer for following chips
Publications related to the chips in the gallery
- Odem Harel, Emanuel Nieto Casarrubias, Manuel Eggimann, Frank K. Gurkaynak, Luca Benini, Adam Teman, Robert Gitermann, Andreas Burg, "64-kB 65-nm GC-eDRAM With Half-Select Support and Parallel Refresh Technique", in IEEE Solid-State Circuits Letters, vol. 5, pp. 170-173, 2022, DOI: 10.1109/LSSC.2022.3182531
- Davide Rossi, Francesco Conti, Manuel Eggimann, Alfio Di Mauro, Giuseppe Tagliavini, Stefan Mach, Marco Guermandi, Antonio Pullini, Igor Loi, Jie Chen, Eric Flamand, Luca Benini, "Vega: A Ten-Core SoC for IoT Endnodes With DNN Acceleration and Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode", in IEEE Journal of Solid-State Circuits, vol. 57, no. 1, pp. 127-139, Jan. 2022, DOI: 10.1109/JSSC.2021.3114881
- Francesco Conti, Davide Rossi, Gianna Paulin, Angelo Garofalo, Alfio Di Mauro, Georg Rutishauser, Gianmarco Ottavi, Manuel Eggimann, Hayate Okuhara, Vincent Huard, Olivier Montfort, Lionel Jure, N. Exibart, Pascal Gouedo, Mathieu Louvat, E. Botte, Luca Benini, "A 12.4TOPS/W @ 136GOPS AI-IoT System-on-Chip with 16 RISC-V, 2-to-8b Precision-Scalable DNN Acceleration and 30%-Boost Adaptive Body Biasing", International Solid-State Circuits Conference (ISSCC 2023)